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Models of achievable routing can be used to optimize interconnect process parameters for future designs or to supply objectives that guide layout tools to promising solutions. Such models must be accurate in order to be useful, and must support empirical veri cation and calibration by actual routing results.
In this paper, we discuss the validation of such m o d e l s a n d we apply our validation process to three existing models. We nd notable inaccuracies in the existing models when matched against real data. We then present a thorough analysis of the assumptions underlying these models; based on this analysis, we discuss requirements for predictors of routing resources and make suggestions for a new model of achievable routing.
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I. Introduction I N predictive system implementation methodologies, it is increasingly critical to have accurate models of the routing resources needed to implement i n terconnect structures. Such models have many applications. Donath's pioneering wire length estimation model 9 based on Rent's rule 16 has been used by Bakoglu 1 as the basis of a systemlevel performance model. Recent models have addressed either the estimation of the total wire length required by the design demand " 7 , 8 , 20 , or the estimation of e ectively available total track length supply" on chip 5 , 6 , 18 . The latter is much smaller than the nominal supply of signal wiring tracks, for reasons that notably include router e ciency and the impact of vias.
Predictions of required and available routing resources together comprise a model of achievable routing." Given such a model, one can predict the number of wiring layers needed to route a given design in a given technology. Or, if the number of wiring layers and their technology parameters e.g., wire pitch are xed, one can obtain an oracle" that predicts whether the design is routable in the given resource. These particular applications, along with extrap-olations to future designs and process technologies, have been extremely popular and in uential 1 , 4 , 11 , 12 , 18 , 21 . Predictions of achievable routing can be made postplacement based on actual pin locations, or else preplacement based on a model of the wire length distribution. The model can then provide a priori knowledge about the routing, before any l a yout step has been performed. One application of such models is to optimize the interconnect process 6 , 15 numberoflayers, wire pitch o n e a c h l a yer for a certain class of target designs. Future models should therefore include wire sizing, bu er insertion, tapering, etc.
Optimization of the layout ow also becomes possible. Early predictions are needed for, e.g., wireplanning methodologies 17 where a global wire plan is instantiated beginning at the conceptual stage of physical implementation. At the placement stage, better estimates of routing feasibility can guide placers and reduce incremental placement routing iterations. Finally, routers could bene t from knowledge of their routing e ciency" and e ectively available routing resources on each l a yer to improve convergence.
All techniques described in this paper are a priori i.e., before layout non-constructive estimation models. Global routing may also be used as a constructive estimator. Indeed, proponents of global routing notably Sche er and Nequist 19 have argued that interconnect estimation can only be performed constructively. This is in some sense a religious issue. We believe there is still a need for the development of strong non-constructive, a priori interconnect estimation methods. One of the main reasons for this is that the a priori techniques can also be applied when only limited information on the placement, or even the netlist, is present. Especially for research on future designs of which almost nothing is known yet or optimization studies of, e.g., wiring layer parameters, the global routing approach is no longer an alternative to a priori estimation methods. These methods are also ideal for any application where only the average behavior of nets is important, as is the case in the study of the required routing resources.
Contributions of This Work
To e ectively guide physical chip implementation, models of achievable routing must be accurate: they must permit empirical veri cation and calibration by actual routing results. Although accuracy at the level of individual nets is unlikely, models should at least provide an accurate understanding of global parameters of the nal route total wire length, distribution of wires onto various layer pairs, amount of detours or vias, etc.. With this in mind, it is noteworthy t h a t no existing model of achievable routing presents validation results using real place-and-route data.
Our work centers on i understanding the reasons for this validation gap, ii processes for model validation, and iii necessary improvements in models of achievable routing. Section II reviews three recent models. One has been very in uential in technology extrapolation systems; the other two a r e v ery recent and attempt to explicitly model the impact of vias on achievable routing. In Section III, we m a k e the case for a thorough validation of current a n d future models of achievable routing through the use of real placement and routing tools. We nd that the three recent models predict the available routing resources very di erently; indeed, our experimental validation process reveals t h a t n o n e o f t h e m i s v ery accurate. In Section IV, we t r y t o assess the reasons behind the failure of existing models. In particular, we experimentally verify their assumptions to expose those assumptions that do not hold. Based on this empirical veri cation and analysis, we propose some improvements to models of achievable routing in Section V. Our main focus is on the routing e ciency factor and a new via impact model.
II. Models of Achievable Routing
As noted above, all models of achievable routing distinguish between required and available routing resources. Required routing resources are de ned to be the total length of the interconnections that the chip must accommodate. For the a priori context, this total is estimated by wire length distribution models 7 such as those of Donath 10 , Davis et al. 8 , or Stroobandt et al. 20 . However, for postplacement applications, actual terminal locations of signal nets can be used; this is the approach used in our work, and hence we do not consider any e ects of inaccuracies in the estimation of required wiring resources. Rather, our focus will be on models of available routing resources. Note, though, that the techniques presented here are still applicable together with the use of estimated wire length distribution models, whereas a global routing approach would require the actual instantiation of the nets from the distribution.
Available routing resources are signi cantly less than the nominal total track length on all layers. 1 The rst reason for this is that net terminal locations limit the solution space for the routing, so that even an optimal routing solution will not use all tracks completely. Second, routers are not 100 e cient because heuristics are used to solve the NP-hard routing problem i.e., the optimal solution is out of reach. Third, often a wire must make a detour because vias that connect other wires to higher layers block its path see Figure 1 . There is in fact a cascade e ect of via blockage, since detours form additional blockages for other wires.
A. A C o m m o n M o del Framework
Although the rst reason given above depends on the netlist topology and on the placement, it is generally combined with the second reason, which depends on the router, 1 We follow existing practice in the literature by considering the e ects listed here within supply" analysis. into a single routing e ciency factor r . T h e i m p a c t o f t h e vias on the available routing resources is represented by t h e via impact factor v i also called the via blockage factor", which represents the fraction of the total available space that is not available due to the via blockage e ect on a speci c layer i. Finally, the ratio of the total available track length within layer i to the supplied nominal track length on the layer, which w e call the utilization factor U i , can be written as
Of course, since all models focus on the resources used for signal nets, the resource used for power and ground wires and for clock distribution must be left out of the estimated available resources. This leads to another factor, the fraction of routing resources used for signal nets only, The Sai-Halasz model has been used by a number of other researchers in technology extrapolation" to predict future achievable design 11 , 12 , 21 . However, since it is based only on factors for good design practice" and attempts to ensure a routable design, it tends to be rather pessimistic about the available resources.
Chong
In a paper speci cally on estimating routing utilization 6 , Chong and Brayton devised a model that takes as inputs the number of gates, the average area per gate, the average gate pitch, the average fanout of a gate, and the numb e r o f l a yers in the design. It then optimizes the wire width on the layers and predicts the total number of interconnects routed on each layer, the length of the longest interconnect on each l a yer, and the total available track length.
The model consists of two main parts: the layer assignment model and the available resources model. The layer assignment model takes a wire length distribution as input the a priori wire length distribution model of Davis et al. 8 i s u s e d , but any other model could be applied. It then assigns interconnects de ned as source-sink pairs to the layers under the assumptions that i layer pairs form tiers one layer provides the horizontal, the other the vertical routing direction, ii interconnects can only reside on a single tier, and iii shorter interconnects are routed on lower tiers. The layer assignment model is enhanced with an optimization for wire sizes and addition of delay constraints, but this is not of interest for the present d i scussion.
The available resources model reduces the supplied re- In summary, the key points of Chong's model are that the via impact is estimated solely by the total area of the vias, and that the number of vias is estimated from the layer assignment model. It seems likely that at least the rst point can lead to underestimation of via impact, since no detour or cascade e ect is modeled.
Chen
The model of Chen et al. 5 is speci cally targeted at the via impact. It classi es vias as either terminal vias those vias that serve the terminals of interconnects or turn vias those that arise from routing necessity, connecting doglegs" of interconnects. Turn vias do not add to the via blockage because they are an internal part of the interconnect and can be left out. Only terminal vias are taken into account this is the case for Chong's model as well. The number of terminal vias on each layer is estimated by a m o d e l v ery similar to Chong's layer assignment model. The authors then distinguish between two cases: i sparse vias, where the average distance between vias is larger than the average length of an interconnect on that layer, and ii dense vias otherwise. In the sparse via case, the authors acknowledge that the via impact is indeed limited to the footprint area of the vias as in the Chong model. However, Chen et al. make the case that realistic situations correspond to the dense via regime.
The via impact model for dense vias presented in 5 assumes that, for every X potential tracks, one track is of terminal vias on that layer. 2 If a via is assumed to take p 2 i area, the via impact factor 1=X equals the square root of Chong's impact factor, which is based on the via area only.
As in the other models, power ground and clock nets are subtracted from the supplied track length, a routing e ciency factor is used the authors of 5 use values between 40 and 66 depending on the router and the type of the circuit, and then the via impact factor is included to obtain the nal estimate of available resources.
III. Model Validation
We claim that correctness of assumptions and models can be validated only by testing the models against comparable experimental results, where comparable" indicates that the main input parameters to both the model and the experiment e.g., the number of gates in the system, the number of wiring layers, the wiring pitches, etc. are identical. In this light, we have to realize that none of the reviewed models has been validated with results of real placement and routing tools. While there are probably reasonable explanations for this, the result is that even a simple comparison between those models reveals huge differences 14 .
A. A Simple Comparison of Previous Models
The three models di er only in the way they estimate the via impact. Figure 2 plots for each model the utilization factor U i as a function of the via ll rate f, which w e de ne to be the ratio of the number of terminal vias over the total number of track intersections on a layer. The combined e ect of routing e ciency r and signal net fraction s i is set to 72 for all models. We m a k e the following observations. 1. Chong estimates the via impact as the total via footprint area, and hence the utilization factor decreases linearly with the via ll rate. T h e s a m e b e h a vior is predicted for all layers but with a higher f for lower layers.
2. Chen predicts that the utilization factor decreases with the square r oot of f. Again, the same behavior is predicted for all layers with a higher f for lower layers.
3. Sai-Halasz' model is independent of the number of vias, and simply reduces the utilization factor by 15 for each subsequent l a yer for simplicity, w e assume wire pitches to be constant across all layers.
Experimental measurements both our own and those of 5 show that the via ll rate is between 1 and 4 for Metal 1 M1, and much lower than 1 for all higher layers. Given such v alues of f, Sai-Halasz always has the most pessimistic prediction, Chong always has the most optimistic one, and Chen predicts somewhere in between. The shaded regions in Figure 2 represent t h e range of predictions, across all three models, for the di erent layers. For M1, the predictions of the utilization factor vary by more than 25 in absolute terms, and for M2 the variance is still 20. Furthermore, the Sai-Halasz model, with a routing e ciency of 40 and a 20 loss of space for power and ground routing, predicts a M1 utilization factor of 20, a factor of three to four less than the value predicted by Chong.
B. Experimental Tests of Previous Models
It is tempting to conclude from Figure 2 that Sai-Halasz overestimates the via impact and underestimates the utilization factor, that Chong underestimates the via impact, and that Chen's model is probably the most accurate. However, such a conclusion is valueless if not backed up by experimental data. In the interest of having comparable inputs, we focus on congested designs. 3 To assess the via impact for congested designs, our experimental setup is as follows.
1. We use a typical" industry standard-cell block design approximately 42,000 cells, dating from early 1999 that is routable in a ve-layer technology we use Cadence placement and gridded routing tools with the same 1 m pitch for all routing layers; via size is :62m; all pins for cells are on M1; the die size is 1.89 mm 1.89 mm and the minimal spacing 0.38 m.
2. We ensure a globally congested design by r e m o ving the top layer, then gradually removing randomly chosen nets and rerouting the design each time until we nd that the partial netlist is just routable again. This procedure creates a maximally congested design in the sense that no net can be added back i n without making the design unroutable; the total wire length for the congested design in four layers is 3.96 m. A maximum routing e ciency value of 72 was found and applied in the Chong and Chen models. For the congested design, the utilization factor on each layer is represented by a n x in Figure 2 . 4 All x points except for the one for M3, to which v alue the routing e ciency of 72 was tuned are far from the model predictions.
3. To see how the utilization rate varies with the number of vias, we extend the experiment by adding virtual vias on track i n tersections. 5 The virtual vias mimic the e ect of additional wires that are routed on virtual upper layers. Since blocking track i n tersections on M1 and M2 can potentially cause a net terminal i.e., pin to be blocked thus preventing the router from nding any solution, we do not add virtual vias on M1 and M2. For each n umberofvirtual vias, we apply the same approach of gradually removing randomly chosen nets and rerouting the design until the partial netlist is just routable again.
Results for the extended experiment are plotted as solid lines in Figure 2 for M3 and M4. While the addition of virtual vias mimics the behavior of the router for higher numbers of layers, the actual number of such higher layers is unknown. Thus, the model of Sai-Halasz can be checked only against the original congested result without virtual vias. This comparison does not show a close match in Figure 2 . The Chen model follows experiment data well for M3, but not for any other layer. Thus, Figure 2 shows that i no model accurately predicts the utilization factor on all layers, even though we tuned the routing e ciency to t the experiments and ii no model correctly predicts the relationship between via impact and the number of vias. Section IV investigates the reasons for this.
The di erences between model predictions and experimental results are especially worrisome if we recall that the primary purpose of these models is to predict the number of routing layers required by future designs. In the literature, the models that we h a ve reviewed have been used to make claims on the limits on layer number or chip size in future VLSI systems. Increasing the numberoflayers dramatically and shrinking the die size, while acknowledging that wire sizes cannot shrink as much, results in a dramatic increase of the via ll rate on all layers. the experiment data with a very high number of virtual vias on M3 and M4 to the predictions by Chong and Chen. 6 We see that the via impact is signi cantly underestimated by b o t h m o d e l s . The real limits on number of layers and chip size will therefore be much more stringent than the models currently predict. Finally, our experimental validation of the models not only adjusts the routing e ciency factor to better t the experimental values but, more importantly, applies the via impact models of Chong and Chen to the actual number of terminal vias instead of the estimated number. In Table I, the number of terminal vias predicted by the Chong and Chen layer assignment models is compared to the actual number for the original experiment no virtual vias. The di erence between the otherwise similar layer assignment models of Chong and Chen is that Chong includes the terminal vias on the layer the wire is connected to although they do not really add to the blockage whereas Chen only counts vias that go through the layer. The number of terminal vias clearly is also underestimated by b o t h models. Applying the models to estimate the number of layers needed, the combined e ects of underestimating the number of terminal vias and underestimating the impact of each of these vias have large consequences. Both Chong and Chen predict that the design will be routable in two layers, while it is barely routable in four since we have assured a congested design!
IV. Experimental Analysis of the Assumptions of Existing Models
If the experimental validation of the result of a model reveals that the model is not correct as is the case for all of the reviewed models, one can try to experimentally verify the assumptions that lead to the result. Let us recall the main assumptions made by t h e v arious models:
1. The routing e ciency is constant over all layers its value is assumed to be 40 by Sai-Halasz, 65 is used in examples by Chong, and Chen reports values between 40 and 66.
2. The via impact is a constant factor 12 to 15 of the available space on the upper layer for Sai-Halasz' model and equal wire pitches.
3. The via impact models of Chong and Chen depend on the number of terminal vias and the assumptions that a interconnects are routed on a single tier layer pair and b shorter interconnects are routed on lower tiers.
4. The via impact is linear Chong in or increases with the square root of Chen the number of terminal vias.
In this section, we review these assumptions in detail.
A. Routing E ciency A.1 Routing E ciency is Constant? If the routing e ciency and signal net fraction are constant over all layers, then the utilization factor should monotonically increase with the layer number. Indeed, in our experiments where the wire pitches are the same on all four layers, the number of terminal vias is always larger on lower layers see Table I . The via impact thus decreases with the layer number and applying Equation 2 results in an increasing utilization factor. However, Figure 2 supports this reasoning only for M1 through M3. The top layer M4 actually accommodates less wire length than M3 although there is no via impact on M4.
A n a i v e explanation is that the design is not fully congested, and hence not all available space on the top layer was used. However, our experiments force the design to be fully congested. The real explanation is that the congestion di ers for di erent l a yers. Two e ects cause this: i M1 can only be used for signal routing for a small amount of its total track length because of pin blockage and M1 features in cell layouts, and ii the via impact is higher for the layers on the bottom of the layer stack. Figure 4 shows the actual length that can be used on the layers because of these two e ects, for a hypothetical four-layer design a and ve-layer design b. The letters H and V indicate the routing direction horizontal or vertical for each l a yer. In the four-layer design of Figure 4a , every V-layer has a higher utilization rate than the H-layer beneath it. If we assume that wrong-way routing is prohibited and that the length needed in each direction is equal, this implies that the H-layers will be fully congested, but the V-layers will still have space left. Adding a fth layer has the opposite e ect. In Figure 4b , the V-layers will dominate the congestion. This analysis shows that the routing direction of the second topmost layer always dominates the congestion, whatever the numberoflayers is under the assumption of alternate routing directions.
Such results seem to indicate that any accurate model should introduce a di erent routing e ciency for each direction. Another option is to take advantage of the difference in available routing space. Since the minimum required length in each direction is xed by the placement, one could guide the placement s u c h that the required length is balanced over the directions as predicted by the model. Or, one could force the router to make most of the unavoidable detours in the less congested direction. 7 Again, guiding the layout tools to a desired solution" is only feasible if the desired solution is obtained through an accurate model of via impact. A.2 There is More Than Routing E ciency Alone In Section II, we noted that the routing e ciency represents various e ects that reduce the total available routing space. Some e ects are dependent only on the netlist, some depend on the placement, and some are related to the efciency of the router. Since designs, placement tools and routing tools can be freely combined, it is important to distinguish between those e ects. We therefore propose to decompose the current routing e ciency factor into three separate factors r = n p 0 r ; 4 where n covers the routing space reduction due to the netlist for an optimal placement and routing, p the reduction because of the quality of the placement tool, and 0 r the real routing e ciency. A.3 Routing E ciency or Routing Ine ciency? Even more fundamental questions are raised by the counterintuitive de nition of routing e ciency. Indeed, consider the following thought experiment:
1. Consider a given placement o f a g i v en netlist. 2. First route this design with a very good router. 3. Then route the same design with a very bad router. 4. Measure the resulting utilization factor for both routers.
Clearly, the routing e ciency of the bad router should be much l o wer than that for the good router. However, actual wire lengths will of course be longer for the bad router since it will make more detours. According to previous models, the routing e ciency" is higher for the bad router! The problem is that the routing e ciency factor as de ned in previous works does not really model the e ciency of the router, but rather its ability to ll whatever space it has, even if that is done by making unnecessary detours.
We therefore propose to de ne the routing e ciency factor based on the routing space that is used e ciently. This can be easily done by measuring and modeling the utilization rate based not on the actual length, but on the shortest possible length the minimum Steiner tree length with SL i the minimum Steiner tree length of all successfully routed nets on layer i, AL i the actual routed length on layer i, a n d TL i the supplied track length on layer i. With this de nition, the routing e ciency of a bad router is lower than that of a good router because in a congested design a bad router is not able to route as many nets as a good one.
B. Congestion
The models reviewed in this paper implicitly assume a fully congested design. The discussion in the previous subsection invalidates this assumption unless the placement and routing tools can be tuned to obtain a fully congested design on all layers at the same time. Even if we could tune the layout tools, a model for the amount of congestion is still needed. Although the fully congested prediction is necessary to nd the minimum numberoflayers needed to route a given design, the routing space that those layers provide will almost never be fully used and if the prediction is such that we are balancing between N l and N l + 1 layers, we should probably opt for N l + 1 layers to make sure the design is routable. Hence, the real routing will not be as congested as the predicted routing.
Predictions for designs that are not fully congested could leave u n used space at the topmost layer, which l o wers the number of terminal vias required to connect wires to that layer and hence creates more space on lower layers too. A model that accounts for the amount of congestion would probably also guide the layout tools to a solution that divides congestion problems equally among layers.
To assess the e ects of congestion, we consider a fully congested design, routed on four layers, and gradually remove wires. Since a congested design requires more detours, the actual length decreases much more rapidly than the Steiner length when the wires are removed and the congestion is lowered. This is illustrated in Figure 5 . When the design is not at all congested anymore, the actual length follows the Steiner length very closely. 8 Since the actual 
C. A Constant Via Impact Factor
If Sai-Halasz' assumption of a constant via impact factor on all layers is true, then the utilization factor of layer i relative t o t h a t o f l a yer i+1 should be a constant. Table II shows this relative utilization factor for the experiments presented in Figure 2 . The result of the experiment without virtual vias is compared to Sai-Halasz' model in the left part of the table. The ratio of utilization factors is obviously not the same for all layers. The ratio is so low for M1 M2 because M1 is largely blocked by the cell pins. The factor for M3 M4 is larger than 1 because the top layer is probably not fully utilized, as discussed earlier. A s i m ilar reason M2 is also underutilized causes a low v alue for M2 M3. Such e ects are not included in Sai-Halasz' model. The right p a r t o f T able II presents the results for all experiments with virtual vias, only for M3 M4 since no virtual vias were added on the other layers, and shows the minimum, average and maximum value of the ratio. Even if we observe the results for the same layers but for di erent v i a ll rates, the ratio is certainly not a constant, invalidating Sai-Halasz' basic assumption. length is due to i our Steiner length approximation we u s e d t h e Batched Iterated 1-Steiner implementation for Steiner tree estimation from the University of Virginia 13 and ii to the fact that Steiner lengths are measured from the center of the bounding box for all gate pins that are connected to the same net, whereas the actual net only connects to the closest one group Steiner" problem 2 . Fig. 6 . The utilization factor at M3 relative to that at M4 for the experiments with virtual vias. A h i g h e r n umber of virtual vias higher via ll rate corresponds to a higher layer stack. Utilization ratios are certainly not constant. The relation between the relative utilization factors at layers M3 and M4 and the number of terminal vias on M4 including virtual vias is shown in Figure 6 . The gure also represents the relative utilization factors of M3 and M4, for an increasing number of virtual layers. The ratio of utilization factors increases with the via ll rate, which means that the utilization factor for M4 decreases more rapidly than that for M3 until it saturates. This seems to indicate that with high via ll rates, the router is no longer able to connect wires to the top layer. None of the existing models is able to predict this note that the via ll rates on M3 and M4 are almost the same in our experiment because the number of virtual vias is much larger than the original number of vias, hence both Chong and Chen predict the relative utilization factor to be very close to 1.
D. Interconnects on a Single Tier and Shorter Interconnec t s o n L ower Tiers? In Figure 7 , we experimentally test the two assumptions of the layer assignment model of both Chong and Chen. The gure shows the percentage of the length of point-topoint connections that is routed on each l a yer as a function of the total length. The assumption that shorter wires are generally routed on lower layers seems to be roughly validated. However, the gure also shows that more than two l a yers are used for routing the nets of a single length. This is not only due to the fact that di erent nets of the same length are routed on di erent l a yers. Indeed, Figure 8 shows the average number of layers used for routing the nets as a function of their total length. Quite naturally, the very short wires are routed on a single tier or even a single layer but this no longer holds for the longer wires. 9 The impact of routing interconnects on several layers is mainly that terminal vias are exchanged for turn vias. Indeed, wires are not connected straight to higher layers with a stack of terminal vias but with stops along all intermediate layers using turn vias. This, of course, can have a tremendous e ect on the via impact models that are based on the number of terminal vias. Moreover, the assumption that turn vias do not harm the routing solution becomes questionable if a single net turns too often.
Let us de ne a track segment on layer i such that i its length is equal to the wire pitch a t l a yer i , 1 and ii its midpoint i s a n i n tersection of tracks at layers i and i , 1. Note that the number of segments in one track at layer i equals the number of tracks at layer i , 1. With this de nition, every turn in a wire uses one track segment o n both layers, increasing the number of used track segments from T =`+ 1 for a straight line of length`segments to T =`+ v + 1 if it uses v turn vias. This e ect should also betaken into account.
E. Relation Between Via Impact and Number of Vias
The results of Figure 2 show t h a t e v en if the via ll rates are the same, the curves for di erent l a yers do not coincide. One reason is the di erent routing e ciency factors. However, from Figure 6 we can deduce that even an adjustment in the routing e ciency factor could only cause the curves to overlap in a very small region of f. Since the virtual via ll rate corresponds to di erent layers, this leads us to the conclusion that the via impact factor is also layer dependent and that this dependency cannot be explained by the di erence in the number of terminal vias alone, as the models of Chong and Chen assume. We believe that the major problem in their models is the fact that they do 9 We d i d n o t i n vestigate how extra vias or layer usage resulted from antenna routing rules. This may be necessary in future models. not capture the real wiring e ects that are caused by v i a blockages.
Whenever a via blocks the path of a wire, it either has to be rerouted probably with a detour to a totally different location, or it can just be routed around the via. The latter solution creates a larger blockage for wires in the adjacent t r a c k and this leads to the cascade" or ripple" e ect. Chong's model does not consider this e ect, and Chen's assumes that the blockage caused by this effect can be modeled by assuming a track blocked by dense vias simply cannot be used over its entire length. A better understanding of the impact of the ripple e ect although this is certainly not straightforward is necessary to model it more accurately.
V. Toward a New M o d e l o f A chievable Routing
Based on the observations of Section IV we suggest new additions to the models of achievable routing that take care of many of the de ciencies found. Like the models described in Section II, our new model is aimed at fully congested designs it does not contain a general congestion model as proposed in Section IV-B. Although our new model improves on existing models, we do not wish to claim this is the end all solution." Further research is definitely needed and the suggestions made hereafter intend to put this research on the right t r a c ks.
A. Routing E ciency Model
We k eep the de nition of the routing e ciency as in the previous models, i.e., it contains e ects of netlist, placement and routing. Since we investigate the models of achievable routing, we do not really need to split the routing e ciency factor into separate factors as proposed in Section IV-A. However, we m a k e sure that the e ciency of the router, rather than the ine ciency, is measured by using Steiner lengths instead of actual lengths. Measuring this routing e ciency from experiments and using it in the models ensures by de nition that router dependent e ects are not observed because they are all taken into account b y the routing e ciency value, speci c for the layout tool used.
The di erence in congestion between H and V layers is taken into account by i introducing a ll factor for the non-congested routing direction that models the fact that not all available space in this direction can be used and ii changing the tier layer pair model in such a w ay that H and V layers of the same tier can have a di erent utilization. Therefore, we de ne tiers as overlapping layer pairs of neighboring layers such that tier 1 combines M1 and M2, tier 2 combines M2 and M3, and so on. With this, M1 and M2 e.g. can have v ery di erent utilization rates because M2 is also part of a tier that contains M3. We assume that wires routed on a tier have, in principle, the same length on both layers of the tier thus obeying the requirement o r assumption that the total utilization factor for all H layers together is equal to that for all V layers together. However, we a c knowledge that real routers allow wrong-way routing and that the space available in the non-congested layers Factors that reduce the available routing space: 1 signal net ratio and space unavailable due to cell terminals on M1, 2 routing e ciency, 3 via impact, 4 ll factor and 5 H-V factor reduces the ll factor and hence increases the utilization factor for non-congested layers. Layers M1 and M3 are fully congested and therefore have no ll factor.
therefore can be used more e ciently than if wrong-way routing was not allowed. The ll factor is thus adjusted to allow a larger part of the wires on the non-congested layers by taking into account a factor we call the H-V factor. 10 The di erent factors in our model are shown in Figure 9 .
B. Layer Assignment Model
We retain the assumption that shorter interconnects are routed on lower layers but we consider the fact that longer wires occupy more than a single tier by splitting wires into segments and assigning the segments rather than the wires to a speci c tier based on the segment length rather than the total wire length. The segments are dened as Steiner segments, i.e., segments that connect a pin to a Steiner point or to another pin. The Steiner tree is constructed by building an MST, then instantiating connections shortest-rst. This emulates the order in which connections are typically implemented in batch gridded routers shortest connections are made between subtrees using, e.g., bidirectional A* routing, until there is a single tree for the net. We use the derivation of Borah et al. 3 for constructing a Steiner tree from a MST. The order for Steiner tree construction has been changed into a shortest-net rst order.
Splitting wires into segments has the additional advantage that the in uence of turn vias on the via impact no longer has to be taken into account since all turns except for those between adjacent H and V layers which d o n o t impact other wires are converted into segment terminals.
C. New Via Impact Model
Another observation is that the e ects of blockages on wires should di er for di erent wire lengths. Indeed, the probability t h a t a wire is blocked should be monotone in the numberoftrack i n tersections it must cross as well as in the probability that a via blocks one of those intersections. If the vias are uniformly distributed over the area which we assume, the via ll rate f equals the probability t h a t an intersection or wire segment is blocked by a v i a . Since any wire segment of length`track segments occupies`+ 1 10 In our model this factor is measured from the experiments. track i n tersections, the probability P 1 that a speci c route for the wire segment i s not blocked can be estimated as P 1 = 1 , f`+ 1 7 because none of the intersections may contain a via. Of course, there are several possible routes between any t wo points and the probabilities that they are blocked are not independent. In general, if N r ` routes are possible then the probability that at least one of them is not blocked is given by P nb = where P i n 1 ; : : : ; n i is the probability that no routes with indices n 1 through n i are blocked. Because wires can overlap, the number of intersections that have to be free of vias is di erent for di erent combinations of routes, and so is the probability P i . The rst term in Equation 8 is the probability that each of the possible routes is free of vias separately and the other terms are needed to prevent double counting the cases where two or more routes are free of vias. 11 The enumeration in Equation 8 proves to be quite hard and we h a ve not yet managed to nd a closed form expression as a function of f and`. A huge simpli cation lies in assuming that only two possible routes are allowed: the upper and lower L-shaped route. In this case, Equation 8 can be written as P nb = P l + P u , P b 9 where P l P u is the probability t h a t the lower upper L route is not blocked and P b is the probability that the entire bounding box is not blocked by vias. Because we assume that the probabilities that di erent t r a c k i n tersections are blocked are independent and equal to the via ll rate f, w e have P l = 1 , f`+ 1 10 P u = 1 , f`+ 1 11 P b = 1 , f 2` 12 and hence 12 P nb = 2 1 , f`+ 1 , 1 , f 2`: 13 11 Suppose there are 4 possible routes and assign a 0 to routes that are not blocked by a certain via combination and a 1 to all routes that are blocked. Assume that all combinations of 0's and 1's for the 4 routes occur exactly once 16 combinations. We need to know the numb e r o f c a s e s with one or more 0's 15. The rst term in Equation 8 adds up the cases with a 0 for at least one route 4x8=32 cases and hence greatly overestimates the number of possibilities that are free of vias underestimates the via impact. 12 One can show that the probabilities that the wire segment is blocked and that it is not blocked add up to 1.
1. Assume first that there is no via impact 2. Repeat 3.
4.
Calculate, for each layer, the utilization factor as in Equation 2. 5.
Calculate the fill factor for the non-congested direction 6.
Multiply the utilization factor for non-congested layers by the fill factor 7.
For all layers starting from M1 8. 9. Repeat 10.
11.
Fill the layer with the remaining wire segments from the previous tier 12.
Fill the layer with its share of the shortest wire segments until it is full 13.
Calculate the via blockage for all wire segments on the layer 14.
Recalculate the utilization factor using the new via impact factor 15.
until the via impact factor does not change more than 0.1 16. 17.
until the utilization factors for all layers do not change more than 0.1 If we retain the assumption of other models that a wire segment cannot be routed if its shortest path is blocked i.e., we do not allow ripple e ects, the via impact factor for a segment o f l e n g t h could be estimated to be v i l = 1 , P nb = 1 , 21 , f`+ 1 + 1 , f 2`: 14
It should be noted that the restriction of the numberof possible routes to only 2 is very restrictive 13 and that it will undoubtedly lead to an overestimation of the via impact, especially for longer segments.
D. Model for Achievable Routing
Our new model for achievable routing is presented in pseudo code in Figure 10 . It takes as input a list of all segments of Steiner trees i.e., their individual lengths or, alternatively, a list of segments from an a priori wire length estimation model, the supplied track length on each l a yer, the amount o f t r a c k segments unavailable for signals due to power and ground routing the signal fraction s i perlayer, the routing e ciencies per layer, 14 the number of cell pins on M1, the fraction of all wires that is routed on H-layers H-V fraction 15 and the number of terminal vias measured on each tier between the layers of the tier.
In line 11 of the pseudo code each l a yer inherits the wire segments that were left over from the assignment t o t h e t i e r 13 The natural" extension to also allow Z-shaped routes already is much more complicated. 14 We measured these values for the experiment without virtual vias and used them to estimate the via impact for cases with virtual vias. Except for the top layer, the utilization factor of all layers is also in uenced by t h e via impact factor, which is unknown. Therefore we used our model to estimate the via impact for the case without virtual vias and adjusted the utilization factors with these estimates to obtain routing e ciency values. 15 Without loss of generality, w e assume here that the routing direction of M1 is horizontal. for which this layer is the upper layer none for M1. In line 12 the layer receives its share of wire segments assigned to the tier for which t h i s l a yer is the lower layer, until the layer is full. For each segment length, the fraction of wire segments to be assigned to this layer is de ned by t h e H-V factor. The remaining part will then, in the next iteration of the for-loop, be assigned to the upper layer of this tier.
In the for-loop, the shortest wire segments are assigned to the lowest layers they are chosen rst. The model still needs to be extended to include a lot more possible routes to calculate the via impact. 16 Figure 11 shows the results of the simpli ed model only Lshaped routing for the same design as we used in Section III, with the same experiments adding virtual vias and measuring the utilization factor. As expected, our model underestimates the utilization factor for longer wires higher layers because of the restrictive assumption that only L-shaped routes are allowed. A few experiments with other designs showed very similar results. Our future work therefore focuses on the inclusion of more possible routes so that the via impact reduces and the results should be much closer to the actual measured results. However, the e ect of the di erent wire lengths on M3 and M4 for the same via ll rates is, for the rst time, acknowledged by our new model.
In our model, we use the actual measured amount o f terminal vias on each layer to compute the via ll rate f and thus, indirectly, the via impact. Although estimates of the number of terminal vias might be available from previous routing results, we should be able to estimate the number of terminal vias in the model itself. However, not all wire segments lead to two s t a c ks of terminal vias all the way down to M1 because segments can be connected to other segments on the same or neighboringlayers. In order to model the number of terminal vias, we should keep track of the connections between the segments inside the model and use the layer assignments of connected wire segments to estimate the number of terminal vias that are needed. We plan to include this estimation in future extensions to our model. Also, we used actual placement information to 16 Because of the large discrepancies for longer wires we limited the segment length to 20 track segments to calculate the via impact.
nd the distribution of wire segment lengths. This distribution can also be found a priori, i.e., before placement, by using wire length estimation techniques 7 , 8 , 10 , 20 and therefore our model of achievable routing is more generally applicable than constructive a p p r o a c hes based on global routing. As noted before, we did not use these a priori estimates here because we i n tended to investigate only models of available routing resources and not models of required routing resources.
VI. Conclusion
Experimental veri cation of achievable routing models is needed in order to accept such models. Highly accurate models are especially needed for interconnect process optimization, matching interconnect resources to individual designs at early design stages, or guiding layout tools to solutions predicted by the models. In this paper, we have p r e s e n ted a way to experimentally analyze models of achievable routing, and applied the analysis to three existing models. None of the models seems to be accurate. We have investigated the reasons for the deviations between experimental results and identi ed issues that need to be addressed before an accurate model can be expected.
Based on our study of previous models, we have suggested a new model of achievable routing. Whereas previous models largely underestimate the via impact and only take the number of terminal vias into account, our new model tries to capture the e ect of the wire length of the wire segments routed on a particular layer. The results show that this model is able to account for the di erence in layers, even if the number of terminal vias is equal. However, our model overestimates the via impact. We h a ve a rgued that this is due to restricting the number of possible routes for wire segments to L-shapes only. The inclusion of many more possible routes undoubtedly will improve the results but the enumeration that goes with it remains unsolved to date. Future work will focus on this problem. 
